View AD1883JCPZ_4569366.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

High Definition Audio SoundMAX Codec AD1883
FEATURES
Microsoft Vista Premium Logo for notebook 90+ dB audio outputs, 85 dB audio inputs WLP 3.0 and 4.0 2 stereo headphone amplifiers Internal 32-bit arithmetic for greater accuracy Impedance and presence detection on all jacks Full analog mixer with DAC inputs 3 independent microphone bias pins Digital and analog PCBeep 3 general-purpose digital I/O (GPIO) pins 3.3 V analog supply voltage 1.7 V to 1.9 V or 3.3 V digital supply voltages 1.5 V or 3.3 V HD Audio link signaling voltage Advanced power management modes 48-lead, RoHs compliant LFCSP_VQ package
STEREO DIGITAL MICROPHONE INTERFACE
2 digital microphone channels Supports 1 or 2 microphones per pin Selectable clock rates of 1.5 MHz, 2.0 MHz, and 3.0 MHz Mono and stereo array support 8 kHz, 11.025 kHz, 16 kHz, 22.05 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz sample rates 16-, 20-, and 24-bit resolution
S/PDIF OUTPUT
Supports 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz sample rates 16-, 20-, and 24-bit data; PCM and AC3 formats Digital PCM gain control
AUXILIARY PINS
Stereo CD/auxiliary I/O port with ground sense Stereo auxiliary/dock I/O port Mono out pin for internal speakers or telephony
192 kHz DACs/ADCs
2 independent stereo DAC/ADC pairs Simultaneous record of 2 stereo channels Simultaneous playback of 2 stereo channels Independent 8 kHz, 11.025 kHz, 16 kHz, 22.05 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz sample rates 16-, 20-, and 24-bit resolution Selectable stereo mixer on outputs
H D A U D I O I N T E R F A C E
DAC0 DAC1
HP
PORT A PORT D MONO OUT
HP
S/PDIF-OUT
PORT E PORT F
DIGITAL PCBEEP
PCBEEP PORT B
ADC0
PORT C
ADC1 DIGITAL MICROPHONE
DM_1/2 DM_2 DM_CLK
AD1883
Figure 1. Functional Block Diagram Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2008 Analog Devices, Inc. All rights reserved.
AD1883
TABLE OF CONTENTS
Features ................................................................. 1 Revision History ...................................................... 2 General Description ................................................. 3 Additional Information .......................................... 3 Jack Configuration ................................................ 3 Specifications .......................................................... 4 Test Conditions .................................................... 4 Performance ........................................................ 4 General Specifications ............................................ 4 HD-Audio Link Specification .................................. 7 Power-Down States ............................................... 7 Absolute Maximum Ratings .................................... 8 ESD Caution ........................................................ 8 Environmental Conditions ...................................... 8 Pin Configuration and Function Descriptions ................. 9 Digital Microphone Interface Timing Specifications ....... 12 HD Audio Widgets ................................................ 14 HD Audio Parameters ............................................. 15 Widget Parameters ................................................. 16 Connection List ..................................................... 17 Default Configuration Bytes ..................................... 18 Outline Dimensions ............................................... 19 Ordering Guide ..................................................... 19
REVISION HISTORY
4/08--Rev 0. Initial version
Rev. 0 |
Page 2 of 20 |
April 2008
AD1883
GENERAL DESCRIPTION
The AD1883 audio codec and SoundMAX(R) software provide superior high definition audio quality that exceeds Vista Premium performance for notebooks. The AD1883 has two 192 kHz DAC pairs, two 192 kHz ADC pairs, a S/PDIF output, a 2-channel digital microphone interface, and digital and analog PCBeep. These features make the AD1883 the right choice for notebook PCs that meet Microsoft Vista Premium performance as well as desktop PCs that meet Microsoft Vista Basic performance. The AD1883 is available in a 48-lead, RoHS compliant lead frame chip scale package in both reels and trays. See Ordering Guide on Page 19.
ADDITIONAL INFORMATION
This data sheet provides a general overview of the AD1883 SoundMAX codec's architecture and functionality. Detailed widget information is available in the AD1883 Programmers Reference Manual. Please contact your local Analog Devices, Inc., sales representative for more information.
JACK CONFIGURATION
The guidelines shown in Table 1 through Table 3 should be used when selecting ports for particular functions. Table 1. Typical Desktop Configuration
Port Port A Port B Port C Port D S/PDIF Out Function Front Panel Headphone Front Panel Microphone Rear Panel Line-In/Microphone Rear Panel Line-Out/Headphone Optical/RCA S/PDIF Output
Table 2. Typical Notebook Configuration
Port Port A Port B Port C Port F S/PDIF Out Function Headphone Microphone Internal Microphone Internal Stereo Speakers Optical/RCA S/PDIF Output
Table 3. Typical Notebook Configuration with Dock Interface
Port Port A Port B Port C Port D Port E Port F S/PDIF Out Function Headphone Microphone Internal Microphone Dock Line-Out/Headphone Dock Line-In/Microphone Internal Stereo Speakers Optical/RCA S/PDIF Output
Rev. 0 |
Page 3 of 20 |
April 2008
AD1883
SPECIFICATIONS
TEST CONDITIONS
Parameter Temperature Digital Supply Analog Supply MIC_BIAS_IN (via Low-Pass Filter) Sample Rate FS Input Signal (Frequency Sine Wave) Amplitude for THD + N Analog Output Pass Band DAC ADC Test Condition 25C 3.3 V 3.3 V 5.0 V 48 kHz 1008 Hz -3.0 dB Full Scale 20 Hz to 20 kHz 10 k Output Load: Line-Out Tests 32 Output Load: Headphone Tests 0 dB Gain
PERFORMANCE
Parameter Line-Out Drive (10 k loads--DAC to Pin) Total Harmonic Distortion (THD + N) Dynamic Range (-60 dB in ref to fS A-Weighted) Signal-to-Noise Ratio Headphone Drive (32 loads--DAC to Pin) Total Harmonic Distortion (THD + N) Dynamic Range (-60 dB in ref to fS A-Weighted) Signal-to-Noise Ratio Microphone/Line-In (Pin to ADC, Mic Boost = 0 dB) Total Harmonic Distortion (THD + N) Dynamic Range (-60 dB in ref to fS A-Weighted) Signal-to-Noise Ratio Min Typ -84 90 90 -74 90 90 -78 85 85 Max Unit dB dB dB dB dB dB dB dB dB
GENERAL SPECIFICATIONS
Parameter DIGITAL DECIMATION AND INTERPOLATION FILTERS-fS = 8 kHz to 192 kHz1 Pass Band Pass-Band Ripple Stop Band Stop-Band Rejection Group Delay Group Delay Variation over Pass Band ANALOG-TO-DIGITAL CONVERTERS Resolution Gain Error (Full-Scale Span Relative to Nominal Input Voltage) Interchannel Gain Mismatch (Difference of Gain Errors) ADC Offset Error1 ADC Crosstalk1 Line Inputs (Input L, Ground R, Read R; Input R, Ground L, Read L) Line Inputs to Other Min 0 0.6 fS -100 20 0 24 0.2 10 0.5 5 Typ Max 0.4 fS 0.005 Unit Hz dB Hz dB 1/fS s Bits % dB mV dB dB
-85 -100
-80
Rev. 0 |
Page 4 of 20 |
April 2008
AD1883
Parameter DIGITAL-TO-ANALOG CONVERTERS Resolution Gain Error (Full-Scale Span Relative to Nominal Input Voltage)1 Interchannel Gain Mismatch (Difference of Gain Errors) Total Audible Out-of-Band Energy (Measured from 0.6 x fS to 20 kHz)1 DAC Crosstalk (Input L, Zero R, Measure R_OUT; Input R, Zero L, Measure L_OUT)1 DAC VOLUMES Step Size Output Gain/Attenuation Range Mute Attenuation of 0 dB Fundamental1 ADC VOLUMES Step Size PGA Gain/Attenuation Range ANALOG MIXER Signal-to-Noise Ratio Input to Output--Ports B, C, E, or F to Port D Output Step Size: All Mixer Inputs Input Gain/Attenuation Range: All Mixer Inputs ANALOG LINE LEVEL OUTPUTS Full-Scale Output Voltage Ports A, D, E, F, and Mono Out Output Impedance1 External Load Impedance1 Output Capacitance1 External Load Capacitance ANALOG HP DRIVE OUTPUTS Full-Scale Output Voltage Ports A and D Output Impedance1 External Load Impedance1 Output Capacitance1 External Load Capacitance1 ANALOG INPUTS Input Voltages--Ports B, C, E, or F Mic Boost = 0 dB Input Voltages--Microphone Boost Amplifier, Ports B, C, or E Mic Boost = 10 dB Mic Boost = 20 dB Mic Boost = 30 dB Input Impedance PCBeep Ports B, C, E (Mic Boost = 0 dB) Port F Input Capacitance1 1 2.83 0.316 0.894 0.1 0.283 0.032 0.089 23 150 45 5 V rms V p-p V rms V p-p V rms V p-p V rms V p-p k k k pF 0.5 32 15 1000 pF pF 190 10 15 1000 1.0 2.83 k pF pF V rms V p-p Min Typ 24 10 0.5 -85 -95 1.5 -58.5 -80 1.5 -58.5 90 -1.5 -34.5 1.0 2.83 +12.0 +22.5 0 Max Unit Bits % dB dB dB dB dB dB dB dB dB dB dB V rms V p-p
7.5
Rev. 0 |
Page 5 of 20 |
April 2008
AD1883
Parameter MICROPHONE BIAS MIC_BIAS-B, MIC_BIAS-C MIC_BIAS_IN (Pin 33) = 5 V or 3.3 V Min Typ Max Unit
MIC_BIAS_IN (Pin 33) = 5 V MIC_BIAS_IN (Pin 33) = 3.3 V
VREF Setting = High-Z VREF Setting = 0 V VREF Setting = 50% VREF Setting = 80% VREF Setting = 100% VREF Setting = 80% VREF Setting = 100% VREF Setting = High-Z VREF Setting = 0 V VREF Setting = 50% VREF Setting = 80% VREF Setting = 100% VREF Setting = 50%, 80%, or 100% DVIO x 0.60 0 DVIO x 0.72 0
High-Z 0 1.65 3.7 3.9 2.86 3.0 High-Z 0 1.65 2.86 3.0 1.6 DVIO DVIO x 0.24 DVIO DVIO x 0.10 150 -50 AVDD x 0.60 0 AVDD x 0.72 0 150 -50 AVDD AVDD x 0.24 AVDD AVDD x 0.10
V dc V dc V dc V dc V dc V dc
MIC_BIAS-E (When Enabled as BIAS)
V dc V dc V dc V dc mA V V V V nA A V V V V nA A V V V V nA nA V V V V nA A
Output Drive Current GPIO 0 Input Signal High (VIH) Input Signal Low (VIL) Output Signal High (VOH) Output Signal Low (VOL) Input Leakage Current (Signal High) (IIH) Input Leakage Current (Signal Low) (IIL) GPIO 1 and GPIO 2 Input Signal High (VIH) Input Signal Low (VIL) Output Signal High (VOH) Output Signal Low (VOL) Input Leakage Current (Signal High) (IIH) Input Leakage Current (Signal Low) (IIL) DM Clock Output Signal High (VOH) Output Signal Low (VOL) DM_1/2 and DM_2 Input Signal High (VIH) Input Signal Low (VIL) Input Leakage Current (Signal High) (IIH) Input Leakage Current (Signal Low) (IIL) S/PDIF_Out Input Signal High (VIH) Input Signal Low (VIL) Output Signal High (VOH) Output Signal Low (VOL) Input Leakage Current (Signal High) (IIH) Input Leakage Current (Signal Low) (IIL)
IOUT = -500 A IOUT = +1500 A
IOUT = -500 A IOUT = +1500 A
IOUT = -500 A IOUT = +1500 A
AVDD x 0.72 0 AVDD x 0.60 0 -150 -50 DVIO x 0.60 0 DVIO x 0.72 0 150 -50
AVDD AVDD x 0.10 AVDD AVDD x 0.24
IOUT = -500 A IOUT = +1500 A
DVIO DVIO x 0.24 DVIO DVIO x 0.10
Rev. 0 |
Page 6 of 20 |
April 2008
AD1883
Parameter POWER SUPPLY Analog (AVDD) 3.3 V 5% Power Supply Range Power Dissipation Supply Current Digital (DVDD) 3.3 V 10% Power Supply Range Power Dissipation Supply Current Digital (DVCORE) 1.7 through 1.9 V 10% Power Supply Range Power Dissipation Supply Current Digital I/O (DVIO) 3.3 V 10% Power Supply Range Power Dissipation Supply Current Digital I/O (DVIO) 1.5 V 5.5% Power Supply Range Power Dissipation Supply Current Power Supply Rejection (Reference to fS 100 mV p-p Signal @ 1 kHz)1
1
Min
Typ
Max
Unit
3.13
3.30 75.9 23 3.30 141.9 43 1.70 61 36 3.30 3.3 1 1.50 0.08 0.05 80
3.46
V mW mA V mW mA V mW mA V mW mA V mW mA dB
2.97
3.63
1.615
1.995
2.97
3.63
1.418
1.583
Guaranteed but not tested.
HD AUDIO LINK SPECIFICATION
High definition audio signals comply with the High Definition Audio Specification. Please refer to these specifications at www.intel.com/standards/hdaudio.
POWER-DOWN STATES
Table 4. Power-Down States
Parameter Function Node in D0, All Nodes Active Function Node in D3 Function Node in D31 Codec in RESET Individual Block Power Savings DAC Pair Powered Down Saves (Each) ADC Pair Powered Down Saves (Each) Mixer Power Control (and Associated Amps) Saves DM_CLK Powered Down Saves2 MIC_BIAS Powered Down Saves3
1 2
IDVDD Typ (1.7 V) 36 15.75 7.5 3 4.5 4.5 0 0 0
IDVDD Typ (3.3 V) 43 17 7.5 3 6 6 0 0 0
IAVDD Typ 23 1 1 3 5 3 2 1 0.1
Unit mA mA mA mA mA mA mA mA mA
Maximum power saving mode; Register 0x31FD, Bit 4. Test conditions: 30 pF load, 2.0 MHz frequency, 3.3 V AVDD. 3 Powering down the MIC_BIAS powers down all port MIC_BIAS pins. This disables all microphone bias circuits set to 100% or 50%, setting them to the high-Z state. The 0 V and high-Z states remain unaffected by the MIC_BIAS power state.
Rev. 0 |
Page 7 of 20 |
April 2008
AD1883
ABSOLUTE MAXIMUM RATINGS
Stresses greater than those listed below may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Parameter Digital (DVDD) Digital (DVCORE) Digital I/O (DVIO) Analog (AVDD) Input Current (Except Supply Pins) Analog Input Voltage (Signal Pins) Digital Input Voltage (Signal Pins) Ambient Temperature (Operating) Storage Temperature Rating -0.30 V to +3.65 V -0.30 V to +2.10 V -0.30 V to +3.65 V -0.30 V to +3.65 V 10.0 mA -0.30 V to AVDD +0.3 V -0.30 V to DVIO +0.3 V 0C to +70C -65C to +150C
ENVIRONMENTAL CONDITIONS
Ambient Temperature Rating: TAMB = TCASE - (PD x CA) TCASE = case temperature in C PD = power dissipation in W CA = thermal resistance (case-to-ambient) JA = thermal resistance (junction-to-ambient) JC = thermal resistance (junction-to-case) All measurements per EIA-JESD51 with 2S2P test board per EIA-JESD51-7.
Package LFCSP_VQ JA 47 JC 15 CA 32 Unit C/W
ESD CAUTION
ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Rev. 0 |
Page 8 of 20 |
April 2008
AD1883
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
RESERVED (NC) RESERVED (NC) RESERVED (NC) RESERVED (NC) RESERVED (NC) EAPD/GPIO_0
SPDIF_OUT
PORT-A_R
PORT-A_L
DM_CLK
48 DVCORE DM_1/2 DVIO DM_2 SDATA_OUT BIT_CLK DVSS SDATA_IN DVDD SYNC RESET PCBEEP 1 2 3 4 5 6
47
46
45
44
43
42
41
40
39
AVDD
AVSS
38
37 36 35 34 33 32 31 PORT-D_R PORT-D_L SENSE_B/SRC_A MIC_BIAS_IN MONO_OUT MIC_BIAS-E/GPIO_1 GPIO_2 MIC_BIAS-C MIC_BIAS-B VREF_FLT AVSS AVDD
AD1883JCP
TOP VIEW
7 (Not To Scale) 8 9 10 11 12 13
SENSE_A/SRC_B
30 29 28 27 26 25
14
PORT-E_L
15
PORT-E_R
16
PORT-F_L
17
PORT-F_R
18
RESERVED (NC)
19
CD_GND (PORT F)
20
RESERVED (NC)
21
PORT-B_L
22
PORT-B_R
23
PORT-C_L
24
PORT-C_R
Figure 2. AD1883 48-Lead Package and Pinout
Rev. 0 |
Page 9 of 20 |
April 2008
AD1883
Table 5. Pin Function Descriptions
Mnemonic DIGITAL INTERFACE SDATA_OUT BIT_CLK SDATA_IN SYNC RESET DIGITAL I/O and EAPD DM_1/2 DM_2 DM_CLK GPIO_2 MIC_BIAS-E/GPIO_1 Pin No. 5 6 8 10 11 2 4 46 30 31 I/O I I I/O I I I I O I/O I/O Description Link Serial Data Output. AD1883 input stream. Clocked on both edges of the BIT_CLK. Link Bit Clock. 24.000 MHz serial data clock. Link Serial Data Input. AD1883 output stream clocked only on one edge of BIT_CLK. Link Frame Sync. Link Reset. AD1883 master hardware reset. Digital microphone 1 and 2 Inputs (for Biphase Microphones), or Digital Microphone 1 Input (for Single-phase Microphones). Digital Microphone 2 Input (for Single-phase Microphones). Clock to Drive External Digital Microphones. General-Purpose Input/Output Pins. Digital signals used to control or sense external circuitry. Microphone Bias for Port E/General-Purpose Input/Output. Capable of high-Z, 1.65 V, and 2.86 V. Pin 31 shares functionality between MIC_BIAS_E (default) and GPIO_1. These functions are mutually exclusive and the MIC_BIAS function takes priority over the GPIO function. EAPD/General-Purpose Input/Output Pin. Pin 47 shares functionality between GPIO_0 and EAPD. These functions are mutually exclusive and the EAPD function takes priority over the GPIO function. By default, the pin is in a high-Z state. External resistors should be used to ensure the proper circuit state when this pin is in high-Z. Supports S/PDIF Output. Jack Sense A-D Input/Sense B drive. Jack Sense E-F Input/Sense A drive.
EAPD/GPIO_0
47
I/O
SPDIF_OUT JACK SENSE SENSE_A/SRC_B SENSE_B/SRC_A ANALOG I/O PCBEEP PORT-E_L PORT-E_R PORT-F_L PORT-F_R CD_GND (PORT F)
48 13 34 12 14 15 16 17 19
O I/O I/O LI LI, MIC, LO LI, MIC, LO LI, LO LI, LO I
Monaural Input from System for Analog PCBeep. Auxiliary Input/Output Left Channel. Auxiliary Input/Output Right Channel. Auxiliary Input/Output Left Channel. Auxiliary Input/Output Right Channel. CD Audio Analog Ground Reference. Must be connected to AGND via a 0.1 F capacitor if not in use as CD_GND. MUST always be ac-coupled. Front Panel Stereo MIC/Line-In. LI, MIC PORT-B_L 21 Front Panel Stereo MIC/Line-In. LI, MIC PORT-B_R 22 Rear Panel Stereo MIC/Line-In. LI, MIC PORT-C_L 23 Rear Panel Stereo MIC/Line-In. LI, MIC PORT-C_R 24 Monaural Output to Internal Speaker or Telephony Subsystem Speakerphone. LO MONO_OUT 32 PORT-D_L Rear Panel Headphone/Line-Out. HP, LO 35 PORT-D_R Rear Panel Headphone/Line-Out. HP, LO 36 PORT-A_L Front Panel Headphone/Line-Out. HP, LO 39 PORT-A_R Front Panel Headphone/Line-Out. HP, LO 41 The symbols used in this table are defined as: I = input, O = output, LI = line level input, LO = line level output, HP = output capable of driving headphone load, MIC = input supports microphones with MIC bias and boost amplifier.
Rev. 0 | Page 10 of 20 |
April 2008
AD1883
Table 5. Pin Function Descriptions (Continued)
Mnemonic FILTER/MIC_BIAS VREF _FLT MIC_BIAS-B MIC_BIAS-C Pin No. 27 28 29 I/O O O O Description Voltage Reference Filter. Switchable Microphone Bias. For use with Port B (Pins 21, 22). Switchable Microphone Bias. For use with Port C (Pins 23, 24). Both MIC bias pins are capable of: High-Z, 0 V, 1.65 V, 3.7 V, and 3.9 V (with 5.0 V on Pin 33) High-Z, 0 V, 1.65 V, 2.86 V, and 3.0 V (with 3.3 V on Pin 33). Source Power for Microphone Bias Boost Circuitry. Connect this pin to 5.0 V via a low-pass filter. When connected this way the AD1883 is capable of providing 3.9 V as a mic bias to all of the mic bias pins (except on Pin 31). If 5 V is not available, connect this pin to 3.3 V (AVDD) via a low-pass filter.
MIC_BIAS_IN 5.0 V or 3.3 V
33
I
POWER AND GROUND DVCORE 1.7 V to 1.9 V or FILTER
CAUTION: DO NOT APPLY 3.3 V TO THIS PIN! Filter connection for internal core voltage regulator. If Pin 9 is connected to 3.3V DVDD, this pin must be connected to filter caps: 10F, 1.0 F, and 0.1F connected in parallel between Pin 1 and DVSS (Pin 7). Direct, filtered 1.7 V to 1.9 V DVDD can be applied to Pin 1 to lower the digital power requirements. Pin 9 MUST be connected to Pin 1 in this case. 3 I Link Digital I/O Voltage Reference. 3.3 V 10% or 1.5 V 5.5% DVIO 1.5 V or 3.3 V DVSS 7 I Digital Supply Return (Ground). I Digital Supply Voltage 3.3 V 10%. This is regulated down to DVCORE on Pin 1 to DVDD 1.7 V to 1.9 V or 3.3 V 9 supply the internal digital core internal to the AD1883. Direct, filtered 1.7 V to 1.9 V DVDD may be applied to Pin 1 to lower the digital power requirements. Pin 9 MUST be connected to Pin 1 in this case. AVDD 3.3 V 25, 38 I CAUTION: DO NOT APPLY 5 V TO THESE PINS! Analog Supply Voltage 3.3 V 5%. Note: AVDD supplies should be well regulated and filtered as supply noise degrades audio performance. AVSS 26, 42 I Analog Supply Return (Ground). AVSS should be connected to DVSS using a conductive trace under, or close to, the AD1883. The symbols used in this table are defined as: I = input, O = output, LI = line level input, LO = line level output, HP = output capable of driving headphone load, MIC = input supports microphones with MIC bias and boost amplifier.
1
I/O
Rev. 0 |
Page 11 of 20 |
April 2008
AD1883
DIGITAL MICROPHONE INTERFACE TIMING SPECIFICATIONS
The digital microphone interface can support one or two digital microphones using two or three codec pins. Both uniplex (one microphone per data pin) and multiplex (two microphones sharing the same data pin) are supported. The timing for these Table 6. Microphone Timing Parameters
Parameter Description Timing Requirements t0 DM_CLK (1.5 MHz) Period Duty Cycle t0 DM_CLK (2.0 MHz) Period Duty Cycle DM_CLK (3.0 MHz) Period t0 Duty Cycle DM_CLK Rise Time t1 t2 DM_CLK Fall Time Data Setup to DM_CLK Edge t3 t4 Data Hold from DM_CLK Edge Min Typ 667 50/50 500 50/50 333 50/50 5 5 10 5 Max Unit ns % ns % ns % ns ns ns ns
configurations is shown in Table 6 and Figure 3, Figure 4 and Figure 5. The interface can generate a microphone clock at 1.5 MHz, 2.0 MHz, or 3.0 MHz to suit quality and power requirements.
t0 t1 t2
DM_CLK
t3
t4
DM_1/2
DATA VALID
Figure 3. Uniplex Microphone Timing
t0 t1 t2
DM_CLK
t3
t4
DM_2
DATA VALID
Figure 4. DM_2 Uniplex Microphone Timing
Rev. 0 | Page 12 of 20 |
April 2008
AD1883
t0 t1 t2
DM_CLK
t3
DM_1/2
t4
t3
t4
LEFT DATA VALID
RIGHT DATA VALID
LEFT DATA VALID
Figure 5. Multiplex Microphone Timing
Rev. 0 |
Page 13 of 20 |
April 2008
AD1883
HD AUDIO WIDGETS
Table 7. HD Audio Widgets1
Node ID 0x00 0x01 0x02 0x03 0x04 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F 0x20 0x21 0x22 0x23 0x24 0x25 0x26
1
Name ROOT FUNCTION S/PDIF DAC DAC_0 DAC_1 Port A Mixer ADC_0 ADC_1 Port D Mixer Port F Mixer ADC Selector 0 ADC Selector 1 Mono Out Selector Port F Out Selector Digital Beep Port A (Headphone) Port D (Line Out) Mono Out Port B (Mic In) Port C (Line In) Port F (Aux In/Out) Dig Microphone Mixer Power-Down Analog PCBeep S/PDIF-Out Port E (Dock I/O) VREF Power-Down Mono Out Mixer Stereo Mix-Down Analog Mixer Mixer Output Atten Port A Out Selector Port E Out Selector Port E Mixer Port E Mic Boost BIAS Power-Down
Type ID x x 0 0 0 2 1 1 2 2 3 3 3 3 7 4 4 4 4 4 4 4 5 4 4 4 F 2 2 2 3 3 3 2 3 F
Type Root Function Audio Output Audio Output Audio Output Audio Mixer Audio Input Audio Input Audio Mixer Audio Mixer Audio Selector Audio Selector Audio Selector Audio Selector Beep Generator Pin Complex Pin Complex Pin Complex Pin Complex Pin Complex Pin Complex Pin Complex Power Widget Pin Complex Pin Complex Pin Complex Vendor Defined Audio Mixer Audio Mixer Audio Mixer Audio Selector Audio Selector Audio Selector Audio Mixer Audio Selector Vendor Defined
Description Device identification Designates this device as an audio codec S/PDIF digital stream output interface Stereo headphone channel digital/audio converter Stereo front channel digital/audio converter Mixes the DAC_(0, 1) and analog mixer output to drive Port A Stereo record Channel 0 audio/digital converters Stereo record Channel 1 audio/digital converters Mixes the DAC_1 and analog mixer output to drive Port D Mixes the DAC_(0, 1) and analog mixer output to drive Port F Selects and amplifies/attenuates the input to ADC_0 Selects and amplifies/attenuates the input to ADC_1 Selects the mono out DAC_(0, 1) Selects the Port F DAC_(0, 1) Internal digital PCBeep signal Headphone jack pins Line out jack pins Monaural output pin (internal speakers or telephony system) Microphone in jack pins Line in jack pins Auxiliary I/O pins Digital microphone input pin Powers down the analog mixer and associated amps External analog PCBeep signal input S/PDIF output pin Analog dock I/O pins Powers down the VREF circuitry Mixes the DAC_(0, 1) and analog mixer output to drive mono out Mixes the stereo L/R channels to drive mono output Mixes individually gainable analog inputs Attenuates the analog mixer output to drive the port mixers Selects the Port A DAC_(0, 1) Selects the Port E DAC_(0, 1) Mixes the DAC_(0, 1) and analog mixer output to drive Port E 0 dB, 10 dB, 20 dB, or 30 dB gain boost for Port E Powers down the internal MIC_BIAS_FILT and all MIC_BIAS pins
All node IDs (NIDs) are sequential in the codec. Any NIDs missing from this table are vendor defined.
Rev. 0 | Page 14 of 20 |
April 2008
AD1883
HD AUDIO PARAMETERS
Table 8. Root and Function Node Parameters
Node ID 0x00 0x01
1
Name ROOT FUNCTION
Vendor ID 00 0x11D4 1883
Revision ID 021 0x0010 0200
Sub Node Count Func. Group Type 04 05 0x0001 0001 0x0002 0029 0x0000 0001
Audio F.G. Caps 08 0x0001 0C0C
GPIO Caps 11 0x4000 0003
Subject to change with silicon stepping.
Table 9. Subsystem ID
Node ID 0x01 Name FUNCTION Type Function Value 0xBFD4 0000 31:16 SSID 0xBFD4 15:8 SKU 0x00 7:0 ASM ID 0x00
Rev. 0 |
Page 15 of 20 |
April 2008
AD1883
WIDGET PARAMETERS
Table 10. Widget Parameters
Node ID 0x01 0x02 0x03 0x04 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F 0x20 0x21 0x22 0x23 0x24 0x25 0x26 Widget Capabilities 0x09 0x0000 04C0 0x0003 0211 0x0000 0405 0x0000 0405 0x0020 0103 0x0010 0501 0x0010 0501 0x0020 0103 0x0020 0103 0x0030 010D 0x0030 010D 0x0030 0101 0x0030 0101 0x0070 000C 0x0040 018D 0x0040 058D 0x0040 050C 0x0040 008B 0x0040 008B 0x0040 058D 0x0040 020B 0x0050 0500 0x0040 0000 0x0040 038D 0x0040 018D 0x00F0 0100 0x0020 0103 0x0020 0100 0x0020 010B 0x0030 010D 0x0030 0101 0x0030 0101 0x0020 0103 0x0030 010D 0x00F0 0100 PCM Size, Rate 0x0A 0x000E 07FF 0x000E 07E0 0x000E 07FF 0x000E 07FF 0x000E 07FF 0x000E 07FF Stream Formats 0x0B 0x0000 0001 0x0000 0005 0x0000 0001 0x0000 0001 0x0000 0001 0x0000 0001 0x8000 0000 0x8000 0000 Pin Capabilities 0x0C Input Amp Capabilities 0x0D 0x8000 0000 Con. List Length 0x0E 0x0000 0000 0x0000 0000 0x0000 0000 0x0000 0002 0x0000 0001 0x0000 0001 0x0000 0002 0x0000 0002 0x0000 0006 0x0000 0006 0x0000 0002 0x0000 0002 0x0000 0000 0x0000 0001 0x0000 0001 0x0000 0001 0x0000 0000 0x0000 0000 0x0000 0001 0x0000 0000 0x0000 0002 0x0000 0000 0x0000 0001 0x0000 0001 0x0000 000A 0x0000 0002 0x0000 0001 0x0000 0007 0x0000 0001 0x0000 0002 0x0000 0002 0x0000 0002 0x0000 0001 0x0000 0003 Output Amp Power States Capabilities 0x0F 0x12 0x0000 0009 0x0005 2727 0x0000 0009 0x0005 2727 0x0000 0009 0x0005 2727 0x0000 0009 0x0000 0009
0x8000 0000
0x8005 3627 0x8005 3627
0x0000 001F 0x0001 001F 0x0001 0010 0x0000 3727 0x0000 3727 0x0001 0037 0x0000 0020 0x0000 0020 0x0000 0014 0x0000 3737
0x800B 0F0F 0x8000 0000 0x0000 0009 0x8000 0000 0x0000 0009 0x8005 1F1F
0x0027 0300 0x0027 0300 0x0017 0300
0x0000 0009 0x8000 0000 0x0000 0009 0x8005 2727 0x8000 0000
0x8000 0000 0x8005 1F17
0x8005 1F1F
0x8000 0000
0x0027 0300
Rev. 0 | Page 16 of 20 |
April 2008
AD1883
CONNECTION LIST
Table 11. Connection List
Node ID 0x02 0x03 0x04 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F 0x20 0x21 0x22 0x23 0x24 0x25 0x26
1
Connections [0-3] [4-7] [8-11]
0 NID
1 R1 NID
2 R NID
3 R NID
4 R NID
5 R NID
6 R NID
7
8
9 R NID
R NID R NID
0x0000 2122 0x0000 000C 0x0000 000D 0x0000 2104 0x0000 210F 0x2016 1514 0x0000 1725 0x2016 1514 0x0000 1725 0x0000 0403 0x0000 0403 0x0000 0007 0x0000 000A 0x0000 001F
0x22 0x0C 0x0D 0x04 0x0F 0x14 0x14 0x03 0x03 0x07 0x0A 0x1F
0x21
0x21 0x21 0x15 0x15 0x04 0x04
0x16 0x16
0x20 0x20
0x25 0x25
0x17 0x17
0x0000 000B 0x0000 2120 0x0000 0002 0x0000 0024 0x118F 0A07 0x1C1A 1996 0x0000 A61E 0x0000 210E 0x0000 001E 0x1A16 1514 0x004 0325 0x0000 0020 0x0000 0403 0x0000 0403 0x0000 2123 0x0000 001C 0x001C 1514
0x0B 0x20 0x02 0x24 0x07 0x0E 0x1E 0x14 0x20 0x03 0x03 0x23 0x1C 0x14 0x21
0x0A 1 0x0F 0x21 0x15 0x04 0x04 0x21 0x15 0x1C 0x16
0x11 1 0x16
0x19
0x1A
0x1C
0x1E 1 0x26
0x1A
0x25
0x03
0x04
R = the MS bit of any node ID indicates a 2-tuple NID pair delineating a continuous range of nodes. If the MS bit is set (=1), that list entry forms a range of entries from the previous NID to the current NID. For additional information, see chapter 7.1.2, "Node Addressing" in the High Definition Audio Specification.
Rev. 0 |
Page 17 of 20 |
April 2008
AD1883
DEFAULT CONFIGURATION BYTES
Table 12. Default Configuration Bytes
31:30 Node ID 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x1A 0x1B 0x1C Name Port A (Headphone) Port D (Line Out) Mono Out Port B (Mic In) Port C (Line In) Port F (Aux In/Out) Dig Mic Pin Analog PCBeep S/PDIF Out Port E (Dock I/O) Value 0x0321 40F0 0x2121 4010 0x9017 01F0 0x03A1 90F0 0xB7A7 0121 0x9933 012E 0x97A6 01F0 0x90F3 01F0 0x0145 10F0 0x21A1 9020 Connectivity Jack Jack Fixed Jack Fixed Fixed None Fixed Jack Jack 29:28 Chassis External Separate Internal External Other Internal Internal Internal External Separate 27:24 Location Position Left Rear N/A Left Special 1 Special 3 Special 1 N/A Rear Rear Def. Device HP Out HP Out Speaker Mic In Mic In CD Mic In other SPDIF Out Mic In 23:20
Table 12. Default Configuration Bytes (Continued)
19:16 Node ID 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x1A 0x1B 0x1C Name Port A (Headphone) Port D (Line Out) Mono Out Port B (Mic In) Port C (Line In) Port F (Aux In/Out) Dig Mic Pin Analog PCBeep S/PDIF Out Port E (Dock I/O) Value 0x0321 40F0 0x2121 4010 0x9017 01F0 0x03A1 90F0 0xB7A7 0121 0x9933 012E 0x97A6 01F0 0x90F3 01F0 0x0145 10F0 0x21A1 9020 Conn Type 1/8" Jack 1/8" Jack Other Analog 1/8" Jack Other Analog ATAPI Other Digital ATAPI Optical 1/8" Jack 15:12 Color Green Green Unknown Pink Unknown Unknown Unknown Unknown Black Pink 8 JD OVRD 0 0 1 0 1 1 1 1 0 0 7:4 Def Assn. 0xF 0x1 0xF 0xF 0x2 0x2 0xF 0xF 0xF 0x2 3:0 Seq. 0x0 0x0 0x0 0x0 0x1 0xE 0x0 0x0 0x0 0x0
Rev. 0 | Page 18 of 20 |
April 2008
AD1883
OUTLINE DIMENSIONS
0.30 0.23 0.18
48 1
7.00 BSC SQ
0.60 MAX 0.60 MAX
37 36
PIN 1 INDICATOR
PIN 1 INDICATOR
TOP VIEW
6.75 BSC SQ
EXPOSED PAD
(BOTTOM VIEW)
5.25 5.10 SQ 4.95
0.50 0.40 0.30
25 24
12 13
0.25 MIN 5.50 REF
1.00 0.85 0.80
12 MAX
0.80 MAX 0.65 TYP 0.05 MAX 0.02 NOM 0.50 BSC
SEATING PLANE
0.20 REF
COPLANARITY 0.08
COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2
Figure 6. 48-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 7 mm x 7 mm Body, Very Thin Quad (CP-48-1) Dimensions shown in millimeters
ORDERING GUIDE
Model AD1883JCPZ1 AD1883JCPZ-RL1
1
Temperature Range 0C to 70C 0C to 70C
Package Description 48-Lead LFCSP_VQ 48-Lead LFCSP_VQ, 13" Tape and Reel
Package Option CP-48-1 CP-48-1
Z = RoHS Compliant Part.
Rev. 0 |
Page 19 of 20 |
April 2008
AD1883
(c)2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07397-0-4/08(0)
Rev. 0 | Page 20 of 20 |
April 2008

▲Up To Search▲

Price & Availability of AD1883JCPZ

	To Download AD1883JCPZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .